

TQFP, BGA Commercial Temp Industrial Temp

256K x 18, 128K x 32, 128K x 36 4Mb Sync Burst SRAMs

190 MHz-100 MHz 3.3 V V_{DD} 3.3 V and 2.5 V I/O

Features

- FT pin for user-configurable flow through or pipelined operation
- Single Cycle Deselect (SCD) operation
- 3.3 V + 10% / -5% core power supply
- 2.5 V or 3.3 V I/O supply
- **LBO** pin for Linear or Interleaved Burst mode
- Internal input resistors on mode pins allow floating mode pins
- Default to Interleaved Pipelined mode
- Byte Write (\overline{BW}) and/or Global Write (\overline{GW}) operation
- Common data inputs and data outputs
- Clock control, registered, address, data, and control
- Internal self-timed write cycle
- Automatic power-down for portable applications
- JEDEC standard 100-lead TQFP or 119-bump BGA packages
- RoHS-compliant 100-lead TQFP and 119-bump BGA packages available

Functional Description

Applications

The GS84018/32/36A is a 4,718,592-bit (4,194,304-bit for x32 version) high performance synchronous SRAM with a 2-bit burst address counter. Although of a type originally developed for Level 2 Cache applications supporting high performance CPUs, the device now finds application in synchronous SRAM applications ranging from DSP main store to networking chip set support. The GS84018/32/36A is available in a JEDEC standard 100-lead TQFP or 119-Bump BGA package.

Controls

Addresses, data I/Os, chip enables (\overline{E}_1 , E_2 , \overline{E}_3), address burst control inputs (\overline{ADSP} , \overline{ADSC} , \overline{ADV}), and write control inputs (\overline{Bx} , \overline{BW} , \overline{GW}) are synchronous and are controlled by a positive-edge-triggered clock input (CK). Output enable (\overline{G}) and power down control (ZZ) are asynchronous inputs. Burst cycles can be initiated with either \overline{ADSP} or \overline{ADSC} inputs. In

Burst mode, subsequent burst addresses are generated internally and are controlled by \overline{ADV} . The burst address counter may be configured to count in either linear or interleave order with the Linear Burst Order (\overline{LBO}) input. The burst function need not be used. New addresses can be loaded on every cycle with no degradation of chip performance.

Flow Through/Pipeline Reads

The function of the Data Output register can be controlled by the user via the \overline{FT} mode pin/bump (pin 14 in the TQFP and bump 5R in the BGA). Holding the \overline{FT} mode pin/bump low places the RAM in Flow Through mode, causing output data to bypass the Data Output Register. Holding \overline{FT} high places the RAM in Pipelined mode, activating the rising-edge-triggered Data Output Register.

SCD Pipelined Reads

The GS84018/32/36A is an SCD (Single Cycle Deselect) pipelined synchronous SRAM. DCD (Dual Cycle Deselect) versions are also available. SCD SRAMs pipeline deselect commands one stage less than read commands. SCD RAMs begin turning off their outputs immediately after the deselect command has been captured in the input registers.

Byte Write and Global Write

Byte write operation is performed by using byte write enable (\overline{BW}) input combined with one or more individual byte write signals (\overline{Bx}) . In addition, Global Write (\overline{GW}) is available for writing all bytes at one time, regardless of the Byte Write control inputs.

Sleep Mode

Low power (Sleep mode) is attained through the assertion (High) of the ZZ signal, or by stopping the clock (CK). Memory data is retained during Sleep mode.

Core and Interface Voltages

The GS84018/32/36A operates on a 3.3 V power supply and all inputs/outputs are 3.3 V- and 2.5 V-compatible. Separate output power (V_{DDQ}) pins are used to de-couple output noise from the internal circuit.


Parameter Synopsis

		-190	-180	-166	-150	-100
Pipeline	tCycle	5.3 ns	5.5 ns	6.0 ns	6.6 ns	10 ns
3-1-1-1	t KQ	3.0 ns	3.0 ns	3.5 ns	3.8 ns	4.5 ns
3-1-1-1	IDD	370 mA	335 mA	310 mA	280 mA	190 mA
Flow	tkq	7.5 ns	8 ns	8.5 ns	10 ns	12 ns
Through	tCycle	8.5 ns	9 ns	10 ns	12 ns	15 ns
2-1-1-1	IDD	245 mA	210 mA	190 mA	165 mA	135 mA

Rev: 1.17a 4/2006 1/31 © 1999, GSI Technology




GS84018A 100-Pin TQFP Pinout (Package T)






GS84032A 100-Pin TQFP Pinout (Package T)





GS84036A 100-Pin TQFP Pinout (Package T)





TQFP Pin Description

Symbol	Туре	Description
A0, A1	I	Address field LSBs and Address Counter preset Inputs
Α	I	Address Inputs
DQA DQB DQc DQD	I/O	Data Input and Output pins
BW	I	Byte Write—Writes all enabled bytes; active low
BA, BB	I	Byte Write Enable for DQA, DQB Data I/'s; active low
Bc, Bo	I	Byte Write Enable for DQc, DQp Data I/Os; active low
CK	ı	Clock Input Signal; active high
GW	ı	Global Write Enable—Writes all bytes; active low
E1, E3	ı	Chip Enable; active low
E ₂	I	Chip Enable; active high
G	I	Output Enable; active low
ADV	ı	Burst address counter advance enable; active low
ADSP, ADSC	I	Address Strobe (Processor, Cache Controller); active low
ZZ	I	Sleep Mode control; active high
FĪ	ı	Flow Through or Pipeline mode; active low
LBO	ı	Linear Burst Order mode; active low
V _{DD}	I	Core power supply
V _{SS}	I	I/O and Core Ground
V_{DDQ}	I	Output driver power supply
NC	-	No Connect



GS84018A Pad Out—119-Bump BGA—Top View (Package B)

	1	2	3	4	5	6	7
Α	V_{DDQ}	А	Α	ADSP	Α	Α	V_{DDQ}
В	NC	E2	Α	ADSC	Α	E ₃	NC
С	NC	Α	Α	V_{DD}	Α	Α	NC
D	DQB	NC	V_{SS}	NC	V_{SS}	DQPa	NC
E	NC	DQB	V_{SS}	E ₁	V_{SS}	NC	DQA
F	V_{DDQ}	NC	V_{SS}	G	V_{SS}	DQA	V_{DDQ}
G	NC	DQB	- B _B	ADV	NC	NC	DQA
Н	DQB	NC	V_{SS}	GW	V_{SS}	DQA	NC
J	V_{DDQ}	V_{DD}	NC	V_{DD}	NC	V_{DD}	V_{DDQ}
K	NC	DQB	V_{SS}	CK	V_{SS}	NC	DQA
L	DQB	NC	NC	NC	BA	DQA	NC
M	V_{DDQ}	DQB	V_{SS}	BW	V_{SS}	NC	V_{DDQ}
N	DQB	NC	V_{SS}	A 1	V_{SS}	DQA	NC
Р	NC	DQPB	V_{SS}	A 0	V_{SS}	NC	DQA
R	NC	Α	LBO	V_{DD}	FT	Α	NC
T	NC	Α	Α	NC	Α	Α	ZZ
U	V_{DDQ}	NC	NC	NC	NC	NC	V_{DDQ}



GS84032A Pad Out—119-Bump BGA—Top View (Package B)

i	1	2	3	4	5	6	7	
Α	V_{DDQ}	А	Α	ADSP	Α	Α	V_{DDQ}	
В	NC	E2	Α	ADSC	Α	E ₃	NC	
С	NC	Α	Α	V_{DD}	Α	Α	NC	
D	DQc	NC	V_{SS}	NC	V_{SS}	NC	DQB	
E	DQc	DQc	V_{SS}	E ₁	V_{SS}	DQB	DQB	
F	V_{DDQ}	DQc	V_{SS}	G	V_{SS}	DQB	V_{DDQ}	
G	DQc	DQc	Bc	ADV	BB	DQB	DQB	
Н	DQc	DQc	V_{SS}	GW	V_{SS}	DQB	DQB	
J	V_{DDQ}	V_{DD}	NC	V_{DD}	NC	V_{DD}	V_{DDQ}	
K	DQD	DQD	V_{SS}	CK	V_{SS}	DQA	DQA	
L	DQD	DQD	BD	NC	BA	DQA	DQA	
M	V_{DDQ}	DQD	V_{SS}	BW	V_{SS}	DQA	V_{DDQ}	
N	DQD	DQD	V_{SS}	A 1	V_{SS}	DQA	DQA	
Р	DQD	NC	V_{SS}	A0	V_{SS}	NC	DQA	
R	NC	Α	LBO	V_{DD}	FT	Α	NC	
T	NC	NC	Α	Α	Α	NC	ZZ	
U	V_{DDQ}	NC	NC	NC	NC	NC	V_{DDQ}	



GS84036A Pad Out—119-Bump BGA—Top View (Package B)

	1	2	3	4	5	6	7
Α	V_{DDQ}	А	Α	ADSP	Α	Α	V_{DDQ}
В	NC	E2	Α	ADSC	Α	E ₃	NC
С	NC	Α	Α	V_{DD}	Α	Α	NC
D	DQc	DQPc	V_{SS}	NC	V_{SS}	DQPB	DQB
E	DQc	DQc	V_{SS}	E ₁	V_{SS}	DQB	DQB
F	V_{DDQ}	DQc	V_{SS}	G	V_{SS}	DQB	V_{DDQ}
G	DQc2	DQc	Bc	ADV	Вв	DQB	DQB2
Н	DQc	DQc	V_{SS}	GW	V_{SS}	DQB	DQB
J	V_{DDQ}	V_{DD}	NC	V_{DD}	NC	V_{DD}	V_{DDQ}
K	DQD	DQD	V_{SS}	СК	V_{SS}	DQA	DQA
L	DQD	DQD	BD	NC	BA	DQA	DQA
M	V_{DDQ}	DQD	V_{SS}	BW	V_{SS}	DQA	V_{DDQ}
N	DQD	DQD	V_{SS}	A 1	V_{SS}	DQA	DQA
Р	DQD	DQPD	V_{SS}	A 0	V_{SS}	DQPA	DQA
R	NC	Α	LBO	V_{DD}	FT	Α	NC
T	NC	NC	Α	Α	Α	NC	ZZ
U	V_{DDQ}	NC	NC	NC	NC	NC	V_{DDQ}




BGA Pin Description

Symbol	Туре	Description
A0, A1	I	Address field LSBs and Address Counter Preset Inputs
A	I	Address Inputs
DQA DQB DQc DQD	I/O	Data Input and Output pins
\overline{B} A, \overline{B} B, \overline{B} C, \overline{B} D	1	Byte Write Enable for DQA, DQB, DQc, DQD I/O's; active low
CK	I	Clock Input Signal; active high
BW	I	Byte Write—Writes all enabled bytes; active low
GW	I	Global Write Enable—Writes all bytes; active low
E ₁ , E ₃	I	Chip Enable; active low
E ₂	I	Chip Enable; active high
G	I	Output Enable; active low
ADV	I	Burst address counter advance enable; active low
ADSP, ADSC	I	Address Strobe (Processor, Cache Controller); active low
ZZ	I	Sleep Mode control; active high
FT	I	Flow Through or Pipeline mode; active low
LBO	I	Linear Burst Order mode; active low
V _{DD}	I	Core power supply
Vss	I	I/O and Core Ground
VDDQ	I	Output driver power supply
NC	-	No Connect



GS84018/32/36A Block Diagram



Note: Only x36 version shown for simplicity.



Mode Pin Functions

Mode Name	Pin Name	State	Function
Burst Order Control	LBO	L	Linear Burst
Buist Older Control	LDO	H or NC	Interleaved Burst
Output Register Control	FT	L	Flow Through
Output Register Control	ГІ	H or NC	Pipeline
Dawar Dawa Cantral	77	L or NC	Active
Power Down Control	ZZ	Н	Standby, I _{DD} = I _{SB}

Note:

There are pull-up devices on LBO and FT pins and a pull down device on the ZZ pin, so those input pins can be unconnected and the chip will operate in the default states as specified in the above tables.

Burst Counter Sequences

Linear Burst Sequence

	A[1:0]	A[1:0]	A[1:0]	A[1:0]
1st address	00	01	10	11
2nd address	01	10	11	00
3rd address	10	11	00	01
4th address	11	00	01	10

Note:

The burst counter wraps to initial state on the 5th clock.

Interleaved Burst Sequence

	A[1:0]	A[1:0]	A[1:0]	A[1:0]
1st address	00	01	10	11
2nd address	01	00	11	10
3rd address	10	11	00	01
4th address	11	10	01	00

Note:

The burst counter wraps to initial state on the 5th clock.



Byte Write Truth Table

Function	GW	BW	BA	Вв	Bc	B _D	Notes
Read	Н	Н	Х	Х	Х	Х	1
Read	Н	L	Н	Н	Н	Н	1
Write byte A	Н	L	L	Н	Н	Н	2, 3
Write byte в	Н	L	Н	L	Н	Н	2, 3
Write byte c	Н	L	Н	Н	L	Н	2, 3, 4
Write byte D	Н	L	Н	Н	Н	L	2, 3, 4
Write all bytes	Н	Ĺ	Ĺ	Ĺ	L	L	2, 3, 4
Write all bytes	L	Х	Χ	Х	Х	Х	

- 1. All byte outputs are active in read cycles regardless of the state of Byte Write Enable inputs.
- 2. Byte Write Enable inputs $\overline{B}A$, $\overline{B}B$, $\overline{B}C$ and/or $\overline{B}D$ may be used in any combination with $\overline{B}W$ to write single or multiple bytes.
- 3. All byte I/Os remain High-Z during all write operations regardless of the state of Byte Write Enable inputs.
- 4. Bytes "c" and "D" are only available on the x32 and x36 versions.




Synchronous Truth Table

Operation	Address Used	State Diagram Key ⁵	Ē ₁	E ²	ADSP	ADSC	ADV	W ³	DQ ⁴
Deselect Cycle, Power Down	None	Х	Н	Х	Х	L	Х	Х	High-Z
Deselect Cycle, Power Down	None	Х	L	F	L	Х	Х	Х	High-Z
Deselect Cycle, Power Down	None	Х	L	F	Н	L	Х	Х	High-Z
Read Cycle, Begin Burst	External	R	L	Т	L	Х	Х	Х	Q
Read Cycle, Begin Burst	External	R	L	T	Н	L	Х	F	Q
Write Cycle, Begin Burst	External	W	L	T	Н	L	Х	T	D
Read Cycle, Continue Burst	Next	CR	Χ	Х	Н	Н	L	F	Q
Read Cycle, Continue Burst	Next	CR	Н	Х	Х	Н	L	F	Q
Write Cycle, Continue Burst	Next	CW	Χ	Х	Н	Н	L	Т	D
Write Cycle, Continue Burst	Next	CW	Н	Х	Х	Н	L	Т	D
Read Cycle, Suspend Burst	Current			Х	Н	Н	Н	F	Q
Read Cycle, Suspend Burst	Current			Х	Х	Н	Н	F	Q
Write Cycle, Suspend Burst	Current			Х	Н	Н	Н	Т	D
Write Cycle, Suspend Burst	Current			Х	Х	Н	Н	T	D

- 1. X = Don't Care, H = High, L = Low.
- 2. E = T (True) if $E_2 = 1$ and $\overline{E}_3 = 0$; E = F (False) if $E_2 = 0$ or $\overline{E}_3 = 1$.
- 3. W = T (True) and F (False) is defined in the Byte Write Truth Table preceding.
- 4. \overline{G} is an asynchronous input. \overline{G} can be driven high at any time to disable active output drivers. \overline{G} low can only enable active drivers (shown as "Q" in the Truth Table above).
- 5. All input combinations shown above are tested and supported. Input combinations shown in gray boxes need not be used to accomplish basic synchronous or synchronous burst operations and may be avoided for simplicity.
- 6. Tying ADSP high and ADSC low allows simple non-burst synchronous operations. See **BOLD** items above.
- 7. Tying ADSP high and ADV low while using ADSC to load new addresses allows simple burst operations. See ITALIC items above.



Simplified State Diagram




Notes:

- The diagram shows only supported (tested) synchronous state transitions. The diagram presumes \overline{G} is tied Low. The upper portion of the diagram assumes active use of only the Enable (\overline{E}_1 , \overline{E}_2 , \overline{E}_3) and Write (\overline{B}_A , \overline{B}_B , \overline{B}_C , \overline{B}_D , \overline{B}_D and \overline{GW}) control inputs and that ADSP is tied high and ADSC is tied low.
- The upper and lower portions of the diagram together assume active use of only the Enable, Write and ADSC control inputs and assumes 3. ADSP is tied high and ADV is tied low.

© 1999, GSI Technology Rev: 1.17a 4/2006 14/31



Simplified State Diagram with \overline{G}



Notes:

- 1. The diagram shows supported (tested) synchronous state transitions plus supported transitions that depend upon the use of \overline{G} .
- 2. Use of "Dummy Reads" (Read Cycles with G High) may be used to make the transition from Read cycles to Write cycles without passing through a Deselect cycle. Dummy Read cycles increment the address counter just like normal Read cycles.
- 3. Transitions shown in grey tone assume \overline{G} has been pulsed high long enough to turn the RAM's drivers off and for incoming data to meet Data Input Set Up Time.



Absolute Maximum Ratings

(All voltages reference to $V_{\rm SS}$)

Symbol	Description	Value	Unit
V_{DD}	Voltage on V _{DD} Pins	-0.5 to 4.6	V
V_{DDQ}	Voltage in V _{DDQ} Pins	-0.5 to 4.6	V
V _{I/O}	Voltage on I/O Pins	$-0.5 \text{ to V}_{DDQ} + 0.5 \ (\le 4.6 \text{ V max.})$	V
V _{IN}	Voltage on Other Input Pins	$-0.5 \text{ to V}_{DD} + 0.5 \ (\leq 4.6 \text{ V max.})$	V
I _{IN}	Input Current on Any Pin	+/20	mA
I _{OUT}	Output Current on Any I/O Pin	+/20	mA
P_{D}	Package Power Dissipation	1.5	W
T _{STG}	Storage Temperature	-55 to 125	°C
T _{BIAS}	Temperature Under Bias	-55 to 125	°C

Note:

Permanent damage to the device may occur if the Absolute Maximum Ratings are exceeded. Operation should be restricted to Recommended Operating Conditions. Exposure to conditions exceeding the Absolute Maximum Ratings, for an extended period of time, may affect reliability of this component.

Power Supply Voltage Ranges

Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
3.3 V Supply Voltage	V_{DD3}	3.0	3.3	3.6	V	
2.5 V Supply Voltage	V _{DD2}	2.3	2.5	2.7	V	
3.3 V V _{DDQ} I/O Supply Voltage	V_{DDQ3}	3.0	3.3	3.6	V	
2.5 V V _{DDQ} I/O Supply Voltage	V_{DDQ2}	2.3	2.5	2.7	V	

- The part numbers of Industrial Temperature Range versions end the character "I". Unless otherwise noted, all performance specifications quoted are evaluated for worst case in the temperature range marked on the device.
- 2. Input Under/overshoot voltage must be -2 V > Vi < V_{DDn}+2 V not to exceed 4.6 V maximum, with a pulse width not to exceed 20% tKC.



V_{DDQ3} Range Logic Levels

Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
V _{DD} Input High Voltage	V _{IH}	2.0	_	V _{DD} + 0.3	V	1
V _{DD} Input Low Voltage	V _{IL}	-0.3	_	0.8	V	1
V _{DDQ} I/O Input High Voltage	V _{IHQ}	2.0	_	V _{DDQ} + 0.3	V	1,3
V _{DDQ} I/O Input Low Voltage	V _{ILQ}	-0.3	_	0.8	V	1,3

Notes:

- 1. The part numbers of Industrial Temperature Range versions end the character "I". Unless otherwise noted, all performance specifications quoted are evaluated for worst case in the temperature range marked on the device.
- 2. Input Under/overshoot voltage must be -2 V > Vi < V_{DDn}+2 V not to exceed 4.6 V maximum, with a pulse width not to exceed 20% tKC.
- 3. V_{IHO} (max) is voltage on V_{DDO} pins plus 0.3 V.

V_{DDQ2} Range Logic Levels

Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
V _{DD} Input High Voltage	V _{IH}	0.6*V _{DD}	_	V _{DD} + 0.3	V	1
V _{DD} Input Low Voltage	V _{IL}	-0.3	_	0.3*V _{DD}	V	1
V _{DDQ} I/O Input High Voltage	V _{IHQ}	0.6*V _{DD}	_	V _{DDQ} + 0.3	V	1,3
V _{DDQ} I/O Input Low Voltage	V _{ILQ}	-0.3	_	0.3*V _{DD}	V	1,3

Notes:

- 1. The part numbers of Industrial Temperature Range versions end the character "I". Unless otherwise noted, all performance specifications quoted are evaluated for worst case in the temperature range marked on the device.
- 2. Input Under/overshoot voltage must be $-2 \text{ V} > \text{Vi} < \text{V}_{DDn} + 2 \text{ V}$ not to exceed 4.6 V maximum, with a pulse width not to exceed 20% tKC.
- 3. V_{IHQ} (max) is voltage on V_{DDQ} pins plus 0.3 V.


Recommended Operating Temperatures

Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
Ambient Temperature (Commercial Range Versions)	T _A	0	25	70	°C	2
Ambient Temperature (Industrial Range Versions)	T _A	- 40	25	85	°C	2


- The part numbers of Industrial Temperature Range versions end the character "I". Unless otherwise noted, all performance specifications quoted are evaluated for worst case in the temperature range marked on the device.
- 2. During testing, Case Temperature = Ambient Temperature (T_A).



Undershoot Measurement and Timing



Overshoot Measurement and Timing



Capacitance

$$(T_A = 25^{\circ}C, f = 1 \text{ MHz}, V_{DD} = 2.5 \text{ V})$$

Parameter	Symbol	Test conditions	Тур.	Max.	Unit
Input Capacitance	C _{IN}	V _{IN} = 0 V	4	5	pF
Input/Output Capacitance	C _{I/O}	V _{OUT} = 0 V	6	7	pF


Note:

These parameters are sample tested.

AC Test Conditions

Parameter	Conditions			
Input high level	V _{DD} – 0.2 V			
Input low level	0.2 V			
Input slew rate	1 V/ns			
Input reference level	V _{DD} /2			
Output reference level	V _{DDQ} /2			
Output load	Fig. 1			

- 1. Include scope and jig capacitance.
- Test conditions as specified with output loading as shown in Fig. 1 unless otherwise noted.
- 3. Device is deselected as defined by the Truth Table.





DC Electrical Characteristics

Parameter	Symbol	Test Conditions	Min	Max
Input Leakage Current (except mode pins)	I _{IL}	V _{IN} = 0 to V _{DD}	–1 uA	1 uA
ZZ Input Current	I _{IN1}	$V_{DD} \ge V_{IN} \ge V_{IH}$ $0 \ V \le V_{IN} \le V_{IH}$	–1 uA –1 uA	1 uA 100 uA
FT Input Current	I _{IN2}	$\begin{aligned} V_{DD} &\geq V_{IN} \geq V_{IL} \\ 0 \ V &\leq V_{IN} \leq V_{IL} \end{aligned}$	–100 uA –1 uA	1 uA 1 uA
Output Leakage Current	I _{OL}	Output Disable, V _{OUT} = 0 to V _{DD}	–1 uA	1 uA
Output High Voltage	V _{OH2}	$I_{OH} = -8 \text{ mA}, V_{DDQ} = 2.375 \text{ V}$	1.7 V	_
Output High Voltage	V _{OH3}	$I_{OH} = -8 \text{ mA}, V_{DDQ} = 3.135 \text{ V}$	2.4 V	_
Output Low Voltage	V _{OL}	I _{OL} = 8 mA	_	0.4 V

Operating Currents

			-1	90	-18	80	-1	66	-1:	50	-1	00	
Parameter	Test Conditions	Symbol	0 to 70°C	-40 to 85°C	0 to 70°C	-40 to 85°C	0 to 70°C	-40 to 85°C	0 to 70°C	-40 to 85°C	0 to 70°C	–40 to 85°C	Unit
All other	Device Selected; All other	IDD Pipeline	370	380	335	345	310	320	280	290	190	200	mA
Operating Current	inputs ≥VIH or ≤ VIL Output open	≥VIH or ≤ VIL Flow	245	255	210	220	190	200	165	175	135	145	mA
Standby	ZZ≥VDD-	ISB Pipeline	20	30	20	30	20	30	20	30	20	30	mA
Current	0.2 V)D - ICB	20	30	20	30	20	30	20	30	20	30	mA
Deselect	Device IDD Deselected; Pipeline	IDD Pipeline	60	70	55	65	50	60	50	60	40	50	mA
Current	All other inputs ≥ VIH or ≤ VIL	All other IDD Inputs Flow 45	45	55	40	50	40	50	35	45	35	45	mA




AC Electrical Characteristics

	Parameter	Symbol	-1	90	-1	80	-1	66	-1	50	-1	00	Unit
	Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Onit
	Clock Cycle Time	tKC	5.3	_	5.5	_	6.0	_	6.7	_	10	1	ns
Dinalina	Clock to Output Valid	tKQ	_	3.0	_	3.0	_	3.5	_	3.8	_	4.5	ns
Pipeline	Clock to Output Invalid	tKQX	1.5	_	1.5	_	1.5	_	1.5	_	1.5	1	ns
	Clock to Output in Low-Z	tLZ ¹	1.5	_	1.5	_	1.5	_	1.5	_	1.5	1	ns
	Clock Cycle Time	tKC	8.5	_	9.0	_	10.0	_	12.0	_	15.0		ns
Flow	Clock to Output Valid	tKQ	_	7.5	_	8.0	_	8.5	_	10.0	_	12.0	ns
Through	Clock to Output Invalid	tKQX	3.0	_	3.0	_	3.0	_	3.0	_	3.0	_	ns
	Clock to Output in Low-Z	tLZ ¹	3.0	_	3.0	_	3.0	_	3.0	_	3.0	_	ns
	Clock HIGH Time	tKH	1.3	_	1.3	_	1.3	_	1.3	_	1.3	1	ns
	Clock LOW Time	tKL	1.5	_	1.5	_	1.5	_	1.5	_	1.5	_	ns
	Clock to Output in High-Z	tHZ ¹	1.5	3.0	1.5	3.2	1.5	3.5	1.5	3.8	1.5	5	ns
	G to Output Valid	tOE	_	3.0	_	3.2	_	3.5	_	3.8	_	5	ns
	G to output in Low-Z	tOLZ ¹	0	_	0	_	0	_	0	_	0	_	ns
	G to output in High-Z	tOHZ ¹	_	3.0	_	3.2	_	3.5	_	3.8	_	5	ns
	Setup time	tS	1.5	_	1.5	_	1.5	_	1.5	_	2.0	-	ns
	Hold time	tH	0.5	_	0.5	_	0.5	_	0.5	_	0.5	_	ns
	ZZ setup time	tZZS ²	5	_	5	_	5	_	5	_	5	_	ns
	ZZ hold time	tZZH ²	1	_	1	_	1	_	1	_	1	1	ns
	ZZ recovery	tZZR	20	_	20		20		20	_	20	_	ns

- 1. These parameters are sampled and are not 100% tested
- 2. ZZ is an asynchronous signal. However, In order to be recognized on any given clock cycle, ZZ must meet the specified setup and hold times as specified above.




Pipeline Mode Timing






Flow Through Mode Timing





Sleep Mode Timing Diagram



Application Tips


Single and Dual Cycle Deselect


SCD devices force the use of "dummy read cycles" (read cycles that are launched normally but that are ended with the output drivers inactive) in a fully synchronous environment. Dummy read cycles waste performance but their use usually assures there will be no bus contention in transitions from reads to writes or between banks of RAMs. DCD SRAMs do not waste bandwidth on dummy cycles and are logically simpler to manage in a multiple bank application (wait states need not be inserted at bank address boundary crossings), but greater care must be exercised to avoid excessive bus contention.



TQFP Package Drawing (Package T)

Symbol	Description	Min.	Nom.	Max
A1	Standoff	0.05	0.10	0.15
A2	Body Thickness	1.35	1.40	1.45
b	Lead Width	0.20	0.30	0.40
С	Lead Thickness	0.09	_	0.20
D	Terminal Dimension	21.9	22.0	22.1
D1	Package Body	19.9	20.0	20.1
Е	Terminal Dimension	15.9	16.0	16.1
E1	Package Body	13.9	14.0	14.1
е	Lead Pitch	—	0.65	
L	Foot Length	0.45	0.60	0.75
L1	Lead Length	_	1.00	_
Y	Coplanarity			0.10
θ	Lead Angle	0°	_	7°







- 1. All dimensions are in millimeters (mm).
- 2. Package width and length do not include mold protrusion.



Package Dimensions—119-Bump FPBGA (Package B, Variation 1)







Ordering Information for GSI Synchronous Burst RAMs

Org	Part Number ¹	Туре	Package	Speed ² (MHz/ns)	T _A ³	Status
256K x 18	GS84018AT-190	Pipeline/Flow Through	TQFP	190/7.5	С	
256K x 18	GS84018AT-180	Pipeline/Flow Through	TQFP	180/8	С	
256K x 18	GS84018AT-166	Pipeline/Flow Through	TQFP	166/8.5	С	
256K x 18	GS84018AT-150	Pipeline/Flow Through	TQFP	150/10	С	
256K x 18	GS84018AT-100	Pipeline/Flow Through	TQFP	100/12	С	
128K x 32	GS84032AT-190	Pipeline/Flow Through	TQFP	190/7.5	С	
128K x 32	GS84032AT-180	Pipeline/Flow Through	TQFP	180/8	С	
128K x 32	GS84032AT-166	Pipeline/Flow Through	TQFP	166/8.5	С	
128K x 32	GS84032AT-150	Pipeline/Flow Through	TQFP	150/10	С	
128K x 32	GS84032AT-100	Pipeline/Flow Through	TQFP	100/12	С	
128K x 36	GS84036AT-190	Pipeline/Flow Through	TQFP	190/7.5	С	
128K x 36	GS84036AT-180	Pipeline/Flow Through	TQFP	180/8	С	
128K x 36	GS84036AT-166	Pipeline/Flow Through	TQFP	166/8.5	С	
128K x 36	GS84036AT-150	Pipeline/Flow Through	TQFP	150/10	С	
128K x 36	GS84036AT-100	Pipeline/Flow Through	TQFP	100/12	С	
256K x 18	GS84018AT-190I	Pipeline/Flow Through	TQFP	190/7.5	I	
256K x 18	GS84018AT-180I	Pipeline/Flow Through	TQFP	180/8	I	
256K x 18	GS84018AT-166I	Pipeline/Flow Through	TQFP	166/8.5	I	
256K x 18	GS84018AT-150I	Pipeline/Flow Through	TQFP	150/10	I	
256K x 18	GS84018AT-100I	Pipeline/Flow Through	TQFP	100/12	I	
128K x 32	GS84032AT-190I	Pipeline/Flow Through	TQFP	190/7.5	I	
128K x 32	GS84032AT-180I	Pipeline/Flow Through	TQFP	180/8	I	
128K x 32	GS84032AT-166I	Pipeline/Flow Through	TQFP	166/8.5	I	
128K x 32	GS84032AT-150I	Pipeline/Flow Through	TQFP	150/10	I	
128K x 32	GS84032AT-100I	Pipeline/Flow Through	TQFP	100/12	I	
128K x 36	GS84036AT-190I	Pipeline/Flow Through	TQFP	190/7.5	I	
128K x 36	GS84036AT-180I	Pipeline/Flow Through	TQFP	180/8	I	
128K x 36	GS84036AT-166I	Pipeline/Flow Through	TQFP	166/8.5	I	
128K x 36	GS84036AT-150I	Pipeline/Flow Through	TQFP	150/10	I	
128K x 36	GS84036AT-100I	Pipeline/Flow Through	TQFP	100/12	I	

- 1. Customers requiring delivery in Tape and Reel should add the character "T" to the end of the part number. Example: GS84032AT-8T.
- 2. The speed column indicates the cycle frequency (MHz) of the device in Pipelined mode and the latency (ns) in Flow Through mode. Each device is Pipeline/Flow through mode-selectable by the user.
- 3. TA = C = Commercial Temperature Range. TA = I = Industrial Temperature Range.
- 4. GSI offers other versions this type of device in many different configurations and with a variety of different features, only some of which are covered in this data sheet. See the GSI Technology web site (www.gsitechnology.com) for a complete listing of current offerings.



Ordering Information for GSI Synchronous Burst RAMs (Continued)

Org	Part Number ¹	Туре	Package	Speed ² (MHz/ns)	T _A ³	Status
256K x 18	GS84018AGT-190	Pipeline/Flow Through	RoHS-compliant TQFP	190/7.5	С	
256K x 18	GS84018AGT-180	Pipeline/Flow Through	RoHS-compliant TQFP	180/8	С	
256K x 18	GS84018AGT-166	Pipeline/Flow Through	RoHS-compliant TQFP	166/8.5	С	
256K x 18	GS84018AGT-150	Pipeline/Flow Through	RoHS-compliant TQFP	150/10	С	
256K x 18	GS84018AGT-100	Pipeline/Flow Through	RoHS-compliant TQFP	100/12	С	
128K x 32	GS84032AGT-190	Pipeline/Flow Through	RoHS-compliant TQFP	190/7.5	С	
128K x 32	GS84032AGT-180	Pipeline/Flow Through	RoHS-compliant TQFP	180/8	С	
128K x 32	GS84032AGT-166	Pipeline/Flow Through	RoHS-compliant TQFP	166/8.5	С	
128K x 32	GS84032AGT-150	Pipeline/Flow Through	RoHS-compliant TQFP	150/10	С	
128K x 32	GS84032AGT-100	Pipeline/Flow Through	RoHS-compliant TQFP	100/12	С	
128K x 36	GS84036AGT-190	Pipeline/Flow Through	RoHS-compliant TQFP	190/7.5	С	
128K x 36	GS84036AGT-180	Pipeline/Flow Through	RoHS-compliant TQFP	180/8	С	
128K x 36	GS84036AGT-166	Pipeline/Flow Through	RoHS-compliant TQFP	166/8.5	С	
128K x 36	GS84036AGT-150	Pipeline/Flow Through	RoHS-compliant TQFP	150/10	С	
128K x 36	GS84036AGT-100	Pipeline/Flow Through	RoHS-compliant TQFP	100/12	С	
256K x 18	GS84018AGT-190I	Pipeline/Flow Through	RoHS-compliant TQFP	190/7.5	I	
256K x 18	GS84018AGT-180I	Pipeline/Flow Through	RoHS-compliant TQFP	180/8	I	
256K x 18	GS84018AGT-166I	Pipeline/Flow Through	RoHS-compliant TQFP	166/8.5	I	
256K x 18	GS84018AGT-150I	Pipeline/Flow Through	RoHS-compliant TQFP	150/10	I	
256K x 18	GS84018AGT-100I	Pipeline/Flow Through	RoHS-compliant TQFP	100/12	I	
128K x 32	GS84032AGT-190I	Pipeline/Flow Through	RoHS-compliant TQFP	190/7.5	I	
128K x 32	GS84032AGT-180I	Pipeline/Flow Through	RoHS-compliant TQFP	180/8	I	
128K x 32	GS84032AGT-166I	Pipeline/Flow Through	RoHS-compliant TQFP	166/8.5	I	
128K x 32	GS84032AGT-150I	Pipeline/Flow Through	RoHS-compliant TQFP	150/10	I	
128K x 32	GS84032AGT-100I	Pipeline/Flow Through	RoHS-compliant TQFP	100/12	I	
128K x 36	GS84036AGT-190I	Pipeline/Flow Through	RoHS-compliant TQFP	190/7.5	I	
128K x 36	GS84036AGT-180I	Pipeline/Flow Through	RoHS-compliant TQFP	180/8	I	
128K x 36	GS84036AGT-166I	Pipeline/Flow Through	RoHS-compliant TQFP	166/8.5	I	
128K x 36	GS84036AGT-150I	Pipeline/Flow Through	RoHS-compliant TQFP	150/10	I	
128K x 36	GS84036AGT-100I	Pipeline/Flow Through	RoHS-compliant TQFP	100/12	I	
256K x 18	GS84018AB-190	Pipeline/Flow Through	119 BGA (var. 1)	190/7.5	С	

Notes:

- 1. Customers requiring delivery in Tape and Reel should add the character "T" to the end of the part number. Example: GS84032AT-8T.
- 2. The speed column indicates the cycle frequency (MHz) of the device in Pipelined mode and the latency (ns) in Flow Through mode. Each device is Pipeline/Flow through mode-selectable by the user.
- 3. TA = C = Commercial Temperature Range. TA = I = Industrial Temperature Range.
- 4. GSI offers other versions this type of device in many different configurations and with a variety of different features, only some of which are covered in this data sheet. See the GSI Technology web site (www.gsitechnology.com) for a complete listing of current offerings.

Rev: 1.17a 4/2006 27/31 © 1999, GSI Technology



Ordering Information for GSI Synchronous Burst RAMs (Continued)

Org	Part Number ¹	Туре	Package	Speed ² (MHz/ns)	T _A ³	Status
256K x 18	GS84018AB-180	Pipeline/Flow Through	119 BGA (var. 1)	180/8	С	
256K x 18	GS84018AB-166	Pipeline/Flow Through	119 BGA (var. 1)	166/8.5	С	
256K x 18	GS84018AB-150	Pipeline/Flow Through	119 BGA (var. 1)	150/10	С	
256K x 18	GS84018AB-100	Pipeline/Flow Through	119 BGA (var. 1)	100/12	С	
128K x 32	GS84032AB-190	Pipeline/Flow Through	119 BGA (var. 1)	190/7.5	С	
128K x 32	GS84032AB-180	Pipeline/Flow Through	119 BGA (var. 1)	180/8	С	
128K x 32	GS84032AB-166	Pipeline/Flow Through	119 BGA (var. 1)	166/8.5	С	
128K x 32	GS84032AB-150	Pipeline/Flow Through	119 BGA (var. 1)	150/10	С	
128K x 32	GS84032AB-100	Pipeline/Flow Through	119 BGA (var. 1)	100/12	С	
128K x 36	GS84036AB-190	Pipeline/Flow Through	119 BGA (var. 1)	190/7.5	С	
128K x 36	GS84036AB-180	Pipeline/Flow Through	119 BGA (var. 1)	180/8	С	
128K x 36	GS84036AB-166	Pipeline/Flow Through	119 BGA (var. 1)	166/8.5	С	
128K x 36	GS84036AB-150	Pipeline/Flow Through	119 BGA (var. 1)	150/10	С	
128K x 36	GS84036AB-100	Pipeline/Flow Through	119 BGA (var. 1)	100/12	С	
256K x 18	GS84018AB-190I	Pipeline/Flow Through	119 BGA (var. 1)	190/7.5	I	
256K x 18	GS84018AB-180I	Pipeline/Flow Through	119 BGA (var. 1)	180/8	I	
256K x 18	GS84018AB-166I	Pipeline/Flow Through	119 BGA (var. 1)	166/8.5	I	
256K x 18	GS84018AB-150I	Pipeline/Flow Through	119 BGA (var. 1)	150/10	I	
256K x 18	GS84018AB-100I	Pipeline/Flow Through	119 BGA (var. 1)	100/12	I	
128K x 32	GS84032AB-190I	Pipeline/Flow Through	119 BGA (var. 1)	190/7.5	I	
128K x 32	GS84032AB-180I	Pipeline/Flow Through	119 BGA (var. 1)	180/8	I	
128K x 32	GS84032AB-166I	Pipeline/Flow Through	119 BGA (var. 1)	166/8.5	I	
128K x 32	GS84032AB-150I	Pipeline/Flow Through	119 BGA (var. 1)	150/10	I	
128K x 32	GS84032AB-100I	Pipeline/Flow Through	119 BGA (var. 1)	100/12	I	
128K x 36	GS84036AB-190I	Pipeline/Flow Through	119 BGA (var. 1)	190/7.5	I	
128K x 36	GS84036AB-180I	Pipeline/Flow Through	119 BGA (var. 1)	180/8	I	
128K x 36	GS84036AB-166I	Pipeline/Flow Through	119 BGA (var. 1)	166/8.5	I	
128K x 36	GS84036AB-150I	Pipeline/Flow Through	119 BGA (var. 1)	150/10	I	
128K x 36	GS84036AB-100I	Pipeline/Flow Through	119 BGA (var. 1)	100/12	I	
256K x 18	GS84018AGB-190	Pipeline/Flow Through	RoHS-compliant 119 BGA (var. 1)	190/7.5	С	
256K x 18	GS84018AGB-180	Pipeline/Flow Through	RoHS-compliant 119 BGA (var. 1)	180/8	С	

Notes:

- 1. Customers requiring delivery in Tape and Reel should add the character "T" to the end of the part number. Example: GS84032AT-8T.
- 2. The speed column indicates the cycle frequency (MHz) of the device in Pipelined mode and the latency (ns) in Flow Through mode. Each device is Pipeline/Flow through mode-selectable by the user.
- 3. TA = C = Commercial Temperature Range. TA = I = Industrial Temperature Range.
- 4. GSI offers other versions this type of device in many different configurations and with a variety of different features, only some of which are covered in this data sheet. See the GSI Technology web site (www.gsitechnology.com) for a complete listing of current offerings.



Ordering Information for GSI Synchronous Burst RAMs (Continued)

Org	Part Number ¹	Туре	Package	Speed ² (MHz/ns)	T _A ³	Status
256K x 18	GS84018AGB-166	Pipeline/Flow Through	RoHS-compliant 119 BGA (var. 1)	166/8.5	С	
256K x 18	GS84018AGB-150	Pipeline/Flow Through	RoHS-compliant 119 BGA (var. 1)	150/10	С	
256K x 18	GS84018AGB-100	Pipeline/Flow Through	RoHS-compliant 119 BGA (var. 1)	100/12	С	
128K x 32	GS84032AGB-190	Pipeline/Flow Through	RoHS-compliant 119 BGA (var. 1)	190/7.5	С	
128K x 32	GS84032AGB-180	Pipeline/Flow Through	RoHS-compliant 119 BGA (var. 1)	180/8	С	
128K x 32	GS84032AGB-166	Pipeline/Flow Through	RoHS-compliant 119 BGA (var. 1)	166/8.5	С	
128K x 32	GS84032AGB-150	Pipeline/Flow Through	RoHS-compliant 119 BGA (var. 1)	150/10	С	
128K x 32	GS84032AGB-100	Pipeline/Flow Through	RoHS-compliant 119 BGA (var. 1)	100/12	С	
128K x 36	GS84036AGB-190	Pipeline/Flow Through	RoHS-compliant 119 BGA (var. 1)	190/7.5	С	
128K x 36	GS84036AGB-180	Pipeline/Flow Through	RoHS-compliant 119 BGA (var. 1)	180/8	С	
128K x 36	GS84036AGB-166	Pipeline/Flow Through	RoHS-compliant 119 BGA (var. 1)	166/8.5	С	
128K x 36	GS84036AGB-150	Pipeline/Flow Through	RoHS-compliant 119 BGA (var. 1)	150/10	С	
128K x 36	GS84036AGB-100	Pipeline/Flow Through	RoHS-compliant 119 BGA (var. 1)	100/12	С	
256K x 18	GS84018AGB-190I	Pipeline/Flow Through	RoHS-compliant 119 BGA (var. 1)	190/7.5	ı	
256K x 18	GS84018AGB-180I	Pipeline/Flow Through	RoHS-compliant 119 BGA (var. 1)	180/8	ı	
256K x 18	GS84018AGB-166I	Pipeline/Flow Through	RoHS-compliant 119 BGA (var. 1)	166/8.5	ı	
256K x 18	GS84018AGB-150I	Pipeline/Flow Through	RoHS-compliant 119 BGA (var. 1)	150/10	ı	
256K x 18	GS84018AGB-100I	Pipeline/Flow Through	RoHS-compliant 119 BGA (var. 1)	100/12	ı	
128K x 32	GS84032AGB-190I	Pipeline/Flow Through	RoHS-compliant 119 BGA (var. 1)	190/7.5	ı	
128K x 32	GS84032AGB-180I	Pipeline/Flow Through	RoHS-compliant 119 BGA (var. 1)	180/8	ı	
128K x 32	GS84032AGB-166I	Pipeline/Flow Through	RoHS-compliant 119 BGA (var. 1)	166/8.5	ı	
128K x 32	GS84032AGB-150I	Pipeline/Flow Through	RoHS-compliant 119 BGA (var. 1)	150/10	ı	
128K x 32	GS84032AGB-100I	Pipeline/Flow Through	RoHS-compliant 119 BGA (var. 1)	100/12	ı	
128K x 36	GS84036AGB-190I	Pipeline/Flow Through	RoHS-compliant 119 BGA (var. 1)	190/7.5	1	
128K x 36	GS84036AGB-180I	Pipeline/Flow Through	RoHS-compliant 119 BGA (var. 1)	180/8		
128K x 36	GS84036AGB-166I	Pipeline/Flow Through	RoHS-compliant 119 BGA (var. 1)	166/8.5		
128K x 36	GS84036AGB-150I	Pipeline/Flow Through	RoHS-compliant 119 BGA (var. 1)	150/10	1	
128K x 36	GS84036AGB-100I	Pipeline/Flow Through	RoHS-compliant 119 BGA (var. 1)	100/12	1	

- 1. Customers requiring delivery in Tape and Reel should add the character "T" to the end of the part number. Example: GS84032AT-8T.
- 2. The speed column indicates the cycle frequency (MHz) of the device in Pipelined mode and the latency (ns) in Flow Through mode. Each device is Pipeline/Flow through mode-selectable by the user.
- 3. TA = C = Commercial Temperature Range. TA = I = Industrial Temperature Range.
- 4. GSI offers other versions this type of device in many different configurations and with a variety of different features, only some of which are covered in this data sheet. See the GSI Technology web site (www.gsitechnology.com) for a complete listing of current offerings.



9Mb Sync SRAM Datasheet Revision History

Rev. Code: Old; New	Types of Changes Format or Content	Page /Revisions;Reason	
GS84018/32/36 Rev 1.02c 5/1999;	Format/Typos	Document/Continued changing to new format.	
GS84018/32/36A 1.00First Release 8/1999D	Content	First Datasheet for this part.	
GS84018/32/36A1.00 8/	Format/Typos	 Took "E" out of 840HEin Core and Interface Voltages. Pin outs/New small caps format. Timing Diagrams/New format. Block Diagrams/New small caps format. 	
1999;GS84018/32/36A1.01 9/ 1999E	Content	 Pin outs/x32 & x36 TQFP/Changed pin 72 from DQA3 to DQB3. Pin Description/Rearranged Address Inputs to match order on TQFP Pinout. TQFP Package Diagram/Corrected Dimension D Max from 20.1 to 22.1. 	
GS84018/32/36A1.01 9/ 1999E;GS84018/32/36A1.02		 Fixed Ordering information and speed bins. Took out Fine Pitch BGA Package. Package change in progress. 	
GS84018/32/36A1.0210-11/ 1999;GS84018/32/36A1.032/ 2000G	Format	New GSI Logo Took "Pin" out of heading for consistency.	
GS84018/32/36A1.032/2000G; 84018A_r1_04	Content	Corrected all part order numbers	
84018A_r1_04; 84018A_r1_05	Content	Updated pin descriptions table	
84018A_r1_05; 84018A_r1_06	Content	Updated BGA pin description table to meet JEDEC standard	
84018A_r1_06; 84018A_r1_07	Content/Format	 Added "non-A" speed bins to Operating Currents table, AC Electrical Characteristics table, and Ordering Information table Updated format to fit Technical Documentation standards 	
84018A_r1_07; 84018A_r1_08	Content/Format	 Updated font Corrected I_{DD} for 150 MHz and 100 MHz on page 1 and page 18 	
84018A_r1_08; 84018A_r1_09	Content	 Updated table on page 1 Updated Operating Currents table on page 18 Updated Electrical Characteristics table on page 19 	
84018A_r1_09, 84018A_r1_10	Content	 Reduced I_{DD} by 20 mA in table on page 1 and Operating Currents table 	
84018A_r1_10; 84018A_r1_11	Content	Corrected incorrect package type in ordering information table	
84018A_r1_11; 84018A_r1_12	Content	Removed 200 MHz references from entire datasheet	
84018A_r1_12; 84018A_r1_13	Content	Updated format Added 190 MHz speed bin	





9Mb Sync SRAM Datasheet Revision History

Rev. Code: Old; New	Types of Changes Format or Content	Page /Revisions;Reason
84018A_r1_13; 840xxA_r1_14	Content/Format	Updated entire format Corrected current numbers to match NBT parts Removed Preliminary banner
84018A_r1_14; 840xxA_r1_15	Content/Format	Added Pb-free TQFP information Added variation number to 119 BGA information
84018A_r1_15; 840xxA_r1_16	Content	Added Ambient Temperature note (#3) on page 17
84018A_r1_16; 840xxA_r1_17	Removed note #2 from Recommended Operating Temperatures table on page 17 (Rev. 1.17a): Changed Pb-free to RoHS-compliant, adde 119 BGA RoHS part, corrected incorrect temperature designator in ordering information table	